◎公開特許公報(A) 平2-58836

®Int.Cl. 5

識別記号 庁内祭理番号

Ө公開 平成2年(1990)2月28日

H 01 L 21/3205 21/302 21/90

L 8223-5F P 6824-5F

・ * H O1 L 21/88 F - 審査請求 未請求 請求項の数 4 (全7頁)

64発明の名称 半導体装置の製造方法

②特 顧 昭63-210303 ②出 顧 昭63(1988)8月24日

和 委 大阪府門真市大字門真1006番地 松下電器産業株式会社内 勿発 明 者 Ħ 注 司 大阪府門真市大字門真1006番地 松下電器産業株式会社内 分発 明 者 益 田 大阪府門真市大字門真1006番地 松下電器産業株式会社内 本 浩 መස 頤 松下雷器産業株式会社 大阪府門真市大字門真1006番地

四代 理 人 弁理士 栗野 重孝 外1名

明細

半導体装置の製造方法

1. 発明の名称

桂。

2、特許請求の範囲

20、 表面の少なくとも一部分に、その注味が基を主面 法妹と80、以上の角度をなす模制群を有する半導体基を上に第1の絶縁膜の一部をエッチングし、解記候制部における絶縁膜の一部をエッチングし、解記候制部における絶縁膜表面の法妹が基を主面法妹と60、~85、の角度をなす様に気相反応により第2の記憶と、前記第1の絶縁膜上に気相反応により第2の絶縁膜を形成する第3の工程を仮するである。

② 第2の工程が第1の絶縁機をアルゴンガスおよび男化物ガスを含むプラズマ中でエッチングすることを特徴とする特許請求の範囲第1項記載の半導体鉄度の製造方法。

(3) 第2の工程が、第1の絶縁膜を、その凹部内 にレジストを形成した後に、酸素および卵化物が スを含むプラズマ中でエッチングすることを特徴 とする特許額束の範囲第1項記載の半導体装置の 製造方法。

(4) 第2の発経順を形成する第3の工程が有機オキシシンとオゾンの熱分解反応が有機オキタシンと数常のプラズマ生成によるプラズマまたはほうのうちかなくともだまった他経験を形成する工程であることを特徴とする特許はの範囲第1から第3項のいずれかに記載の半導体後度の製造方法。

3、発明の詳細な説明

産業上の利用分野

本発明は超LSIなどの高集徴化に際し、多腐配線における層間絶縁版に用いられ、微層な関心 を有する基板上に絶縁膜を堆積するのに有効な半導体装置の製造方法に関する。

従来の技術

LSIの集積度が増すにつれ、配録を多層に積 み重ねる技術が用いられており、微細な配線間に 絶縁誰を埋込むとともに平坦な層間絶縁膜を形成 する必要がある。そこで、従来では気相成長法 (以下CVD法と記す)により、微細な配線間へ のSiO。膜等の絶縁膜の埋込みの検討が確々な されている。例えば、第4図に示すように、第4 図Aにおいて、Si蒸板100にAI配線パター ン102(102A~102C)が形成されてい る上にテトラエトキシシラン(TEOS)のよう な有機オキシシラン類を原料ガスとしてブラズマ CVD法で酸素と反応させSiO,膜104を堆 **頼する、上記例に示したように、有機オキシシラ** ンを用いたSIO, 膜はシラン系ガスの反応によ るSIO,際に比べオーバーハングが少なく、良 好な投差被獲性を有しているので、促練間隙を埋 込むのに遊している。(例えばVLSIマルチレ ベル インターコネクション コンファレンス (| EEE VM | C) June 15-16, 1987 H. J. Tho ma * A 1.0 µ m C M O S LEVEL HETAL TECHNOL OGY INCORPORATING PLASMA ENHANCED TEOS* # **6**3)

また、その他の例では、乗5回に示すように、S i δ 転 δ 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 2 O 1 O 2 O 1 O 2 O 1 O 2 O 1 O 2 O 2 O 1 O 3 O 2 O 2 O 3 O 3 O 3 O 3 O 4 O 4 O 4 O 4 O 4 O 4 O 4 O 5 O 6 O 7 O 7 O 7 O 7 O 8 O 9

免明が解決しようとする課題

しかし、第4回及び第5回に示す従来の製造方法においては、下記のような問題点がある。

散盤な、特にアスペクト比が1以上の配線間様 を埋込むことができない。つまり第4回に示す例 では、TEOSを原料としたプラズマCVD 比に よるS1O, 膜はオーバーハングが少ないという

本発明は、このような従来の問題に関う、これ らの問題点を解決し、製造多額り及び信頼性に優 れ、高集額化を可能とする半導体製量の製造方法 を提供することを目的とする。

課題を解決するための手段

本発明は、表数はと80°以上の角度を終める。 は 数数は と80°以上の角度を終めた。 は 数数は 数数は 280°以上の角度を終めた。 な 数数は 380°以 380°

作用

本見明は上記構成により、次のように作用する。

① 負針都における第1の絶縁観象面の法線が基 板主面法線と60°~85°の角度をなす様に第 旬の絶縁機を加工することにより、第2の他縁観 を形成した際、アスペクト比が1以上の関係を変 様なく埋込むことができる。

② 空隙を生じることなく数額な間隙を埋めこむ ことができるので、半導体蓄板表面の平坦化工程 が容易となり、上層の配線の形成が容易になる。 また、下層の配線の断線が防止できる。

② 有機オキシシランの無分解反応による地線 の形成工程とプラズマ分解反応による地線線の形 成工程を組合わせることによって、数細な関係へ の地線線の提込みを発息にできる。

実 放 例

更施例 1

以下、本発明の製造方法を具体例に基づいて設 明する。

かる後に、第1図Bに示すように、上記Aで示す ※板をドライエッチング袋筐内に設置し、CF。 とArの混合ガスを導入し、真空度がO.05To rrの状態でプラズマ生成し、SIO。既6を0.3 μmエッチングして、SiO.瞑8を得る。この とき、ArガスによりSiO。膜6を45°の角 度でエッチングしながら、CF。ガスによりSi O。胰 6 を具方性エッチングすることによって、 A 1 記録 (4 A ~ 4 C) の間隙内のSiO, 膜 8 が間隔底部まで60°~85°の角度の傾斜をも つ様に加工することができる。この後、第1図C に示すように、上記Bで示す甚板をプラズマCV D技能内に設置し、業板温度を390℃に保ち、 TEOSと〇。の混合ガスを導入し、真空度が1 OTorrの状態でブラズマ生成し、第2の絶縁膜 としてのSi〇。鎖10を0、5μm堆積する。こ のとき、SiO, 観8は間隙底部まで60°~8 5°の傾斜を有し、基板主面に対し乗車かあるい はそれ以上の角度を有する側面を持たないので、 SiO。親10によりアスペクト比が1以上のA

!配練4(4A~4C)の間様を空隙なく埋込む ことができる。

なお、上記第1の地様機を形成するプラズマ C V D において、T E O S と O 1の代りに S i H 4 と O 1 あるいは S i H 4 と N 1 O を用いても同様のはいて、C F 4 の代りに C H 7 を用いても同様の結果が得られる。また、上記第1及び第2の絶縁機能を形成するプラズマ C V D において、T E O S の代りにテトラメトキンシラン (S i (O C H $_1$) を用いても関係の結果が得られる。

また、近べるまでもなく上記SiO。数6を エッチングしてSiO。数8を博る工程におい 、AI配線4間限内のSiO。数8を博る工程におい に対する傾斜が85。に近いほど、よう数数4な Iに線間限を支限なくほ込むことができる。ま た、このエッチング工程において、AI配線4 (4A~4C)要面を重像と、プラズマ評価8に は対きた変することなく、関係までSiO。10。1008年に 検料を形成することができるので、回覧来下に rプラズマによる損傷を与えることがない。

また、上記実施例は、番板主面に対してほぼ 直な傾面を有する A 1 配線上に層間絶縁観を形成 する場合について述べたが、上記実施例の製造の 法は A 1 配線が番板主面に対して90 以上の角 原の間を有する場合においても、関係の効果を 様のなことができる。

実施例2

第1回を用いて、本発明による第2の製造工程 実施例の2層配線の層間地線機形成工程を示す。 第1回AでSi 基板2に回筒素子が形成され、基 板主面に対してほぼ垂直な側面を有する。

に示すように、素板を熱CVD袋間内に設置し、 素板温度を390℃に保ち、TEOSとO。の混合ガスを導入し、実型度が60Torrの状態で熱 反応により第2の絶 観としてのSIO。鎖10 を0、5μm堆敷し、AI配線4の関係を埋込

なお、上記第2の絶縁限を形成する熱CVDに おいて、TEOSの代わりにテトラメトキシシラン(SI(OCH₁₎₄)を用いても同様の結果が 俳られる。

実施例3

第2回を用いて本発明による第3の実施例の製造工程で2層配線の層間絶線額形成工程を示す。第2回AでSi蒸仮2に回顧業子が形成され、蒸板上面に対してほぼ衰重な側面を有する第1のAL配線4(4A~4C)が形成されたる板に同別1股にプラズマCVD止を用いて、第1限はしてのSIO、側6を0.6μの無額としたの数との関3の間に示すように、紙板上にレジスト版7を1、5μの回度の原さで使用し、

基板表面を平坦化する。その後、基板をドライ エッチング装置内に設置し、O。ガスを導入し、 真型度が O.1 Torrの状態でプラズマ生成し、前 ピレジスト級 7 を 1 、5 μ m エッチングし、第 2 図Cに示すようにSiOz 駅6上の凹部にレジス ト闘7(7A~7D)を形成する。しかる後に、 第2図Dに示すように、基板をドライエッチング 装置内に設置し、C₂FεとO₂の混合ガスを導入 し、真空度が2Torrの状態でプラズマ生成し、 府記レジスト購7(7A~7D)及びSiO。膜 6をエッチングして、SiO₂鉄8を得る。この とき、0,ガスにより レジスト膜7(7A~7 D)をエッチングしながら、C,FeとO,の混合 ガスによりSiO. 瞑6を等方性エッチングする ことによって、Al配線4(4A~4C)の間珠 内のSiO, 額8を間除底部まで60°~85° の角度の傾斜をもつ様に加工することができる。 このとき、SiO,頗8には甚板主面に対して惫 誰な側面は残存しない。この後第2図Eのよう に、実施例1と同様にプラズマCVD法を用い

て、第2の絶縁膜としてのS i O z 関 1 0 を 0 . 5 μ m 堆積し、A i 配線 4 の間隙を埋込む。

なお、上記実施例3において、TEOSとO1 を用いたプラズマCVD 生により第2の絶縁類を 形成する代わりに、実施例2のごとくTEOSと O1を用いた熱CVD 注により第2の絶縁類を形 成しても同様の結果が得られる。

実施例 4

に、実施例2と同様にTEOSとO、の提合ガス による熱CVD法でSIO, 膜9を0.2μm堆積 し、前記Ai配線4の0、8μm以下の間弦を埋 込む。そして、第3回Dに示すように、実施例1 と同様にTEOSとO₂の混合ガスによるブラズ マCVD法でSiO. 観10を0.3μm堆積す る。このとき、TEOSの無反応によるSiO。 摂9はTEOSのブラズマ反応によるSiO, 数 1 0 よりも段差被覆性が優れており、 1 μ m 以下 の間限を埋込むのに避している。しかし、このT E O S の 熱反応による S i O . 膜 9 は 膜質が 思 く、厚く堆積すると後の熱処理の工程においてク ラックが生じる恐れかあり、TEOSのブラズマ 反応によるSiO,頭10を堆積することによっ て、クラックの発生を防止することができる。ま た、TEOSの熱反応によるSiO₂膜の堆積速 度が0.2μm/miaであるのに比べ、TEOSの ブラズマ反応によるSiO, 膜の堆積速度は〇.8 μm/aiaと迷いので、スループットの向上が図 れる。また、上記TEOSの熱反応によるSiO t関係と上記TEOSのプラズマ反応によるSiOt課序を適当に選び、これら各工程をくり返すことによって、任意の寸性の前記AI配線4の関係を提込むことができる。

なお、上尺実施例4において、Arおよび身化 他ガスを用いたドライエッチング性により、60 ~85°の傾射を有するようにSIO1頭6を エッチングする代りに、実施例3のごとく、SI O1額6の上の関係にレジスト頭を形成した後、 O1および身化物ガスを用いたドライエッチング 佐によりSIO1関6をエッチングしても同様の 数要が係られる。

税明の効果

.

以上述べてきたように本発明の半等体質度の製造方法によれば、次のような効果が得られる。 関係に形成した第1の絶線膜を開放能部まで60 、~85°の機料を有し、番板主面に対し最近な 側面が扱らないようにエッチがすることによ 3、第2の絶線膜を形成した際、アスペクト比が 1以上の機解な関係を変度なく様込むことができ 空床を生じることなく数額な問題を埋込むことができるので、半等体系板表面の平坦化工程が容易となり、多層配線の周間性観の形成に適用すれば、上層の配線の形式が用意になる。また、下層の配線の断線が防止できる。さらには、多層な板を実現することにより、素子の高集機化ならび

有機オキシシランの熱分解反応による絶縁機の 地間工程とプラズマ分解反応による絶縁側の地種 工程を組合わせることによって、微粒な凹部への 絶縁間の埋込みを容易にできる。

以上のように、本発明は数額な凹部に空球を生 じることなく絶縁類を埋込むことができるため、 ボチの高集徴化ならびに信頼性の向上に大きく 等 与するものである。

4. 図面の簡単な説明

に高速化が図れる。

第1図は本発明による半導体装置の製造方法の 実施例 L 及び 2 を説明するための工程新面図、第 2回は本発明による製造方法の実施例 3 を説明す


るための工程新画図、第3図は本発明による収益 方法の実施例4を説明するための工程新画図、第 4回は従来の配益方法の一実施例を説明するため の工程新画図、第5図は従来の配益方法の他の実 施例を説明するための工程新画図である。

代理人の氏名 弁理士 栗野筺孝 ほか1名

2 — S L 五安 4(4A~40— Al 配線 6 — CVD-3LOL版 (男) e 純綠原) 8 — CVD-3LOL版 (男) e 純綠原) 10 — CVD-3LOL版 (第2 e 純綠原)

第 1 図 10-CVD-5:00:萬(集2+発線







7.71.78.70 - レジスト模


8 -- CVD - SiOI. 順

第 2 図

票 2 図









9.10 — CVD-SLOZ 版 (第20矩阵膜)

第 3 図








| 100 -- Si 基板 | 102(1024- 102C) -- AI 包錄 | 104 -- C V D -- Si O 2 模 | 108(108A · 108B) -- 空 陈

(A) 102A 102B 102C

108A

105.106 -- CVD-5:02.A

108B





Japanese Kokai Patent Application No. Hei 2[1990]-58836

JAPANESE PATENT OFFICE PATENT JOURNAL (A)

KOKAI PATENT APPLICATION NO. HEI 2[1990]-58836

Int. Cl.5:

H 01 L 21/3205 21/302

21/90 H 01 L 21/88

Sequence Nos. for Office Use:

8223-5F 6824-5F

Filing No.:

Sho 63[1988]-210303

Filing Date:

August 24, 1988

Publication Date:

February 28, 1990 4 (Total of 7 pages)

No. of Claims:

•

Examination Request:

Not filed

METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

Inventors:

Kazuyuki Sawada Matsushita Electric Industrial Co., Ltd.

1006 Oazakadoma Kadoma-shi, Osaka-fu

Hiroshi Masuda Matsushita Electric Industrial Co., Ltd.

1006 Oazakadoma Kadoma-shi, Osaka-fu

Hiroshi Yamamoto Matsushita Electric Industrial Co., Ltd.

1006 Oazakadoma Kadoma-shi, Osaka-fu Applicant:

Matsushita Electric Industrial Co., Ltd. 1006 Oazakadoma Kadoma-shi, Osaka-fu

Agents:

Shigetaka Kurino, patent attorney, and 1 other

[There are no amendments to this patent.]

Claims

- 1. A method for manufacturing a semiconductor device characterized by the fact that it has the following steps of operation: a first step in which a first insulating film is formed on a semiconductor substrate that has at least a portion of its surface formed as a slope portion with its normal forming an angle of 80° or larger with respect to the normal to the principal surface of the substrate; a second step in which a portion of said first insulating film is etched so that the normal to the surface of the insulating film on said slope portion forms an angle of 60-85° with respect to the normal to the principal surface of the substrate after this step of processing; and a third step in which a second insulating film is formed on said first insulating film by means of chemical vapor deposition.
- 2. The method for manufacturing a semiconductor device described in Claim 1 characterized by the fact that in the second step, the first insulating film is etched in a plasma containing argon gas and a fluorine containing gas.
- 3. The method for manufacturing a semiconductor device described in Claim 1 characterized by the fact that in the second step, the first insulating film is etched in a plasma containing oxygen and a fluorine containing gas after formation of a resist in its recessed portions.
- 4. The method for manufacturing a semiconductor device described in any of Claims 1-3 characterized by the fact that the third step, in which the second insulating film is formed, is a step in which the insulating film is formed by means of either a pyrolysis reaction of organic oxysilane and ozone or a plasma decomposition reaction of organic oxysilane and oxygen by means of plasma generation, or by repeatedly performing said two reactions.

Detailed explanation of the invention

Industrial application field

This invention pertains to a method for manufacturing a semiconductor device. The method of this invention can be effectively used in depositing an insulating film on a substrate

having fine bumps and dips. Said insulating film can be used as an interlayer insulating film in a multi-layer wiring for increasing the integration degree of a super-LSI, etc.

Prior art

With increase in the integration degree of LSIS, technology for depositing wiring as a multi-layer structure has been used. It is thus necessary to cover portions between fine wiring portions with an insulating film and to form a flat interlayer insulating film. In the prior art, extensive studies have been conducted on using a chemical vapor deposition method (hereinafter referred to as CVD method) to cover an SiO₂ film or another insulating film between fine wiring portions. For example, Figure 4 illustrates such a process. As shown in Figure 4A, on Si substrate (100), on which Al wiring pattern (102) (102A-102C) is formed, SiO₂ film (104) is deposited by means of a reaction between tetraethoxysilane (TEOS) or other organic oxysilanes as a feed gas with oxygen by means of a plasma CVD method. Compared with an SiO₂ film prepared in a reaction of a silane based gas, the SiO₂ film prepared using an organic oxysilane as shown in the aforementioned example has less overhang, and the step covering property is good. Consequently, it is appropriate for covering up the gaps between wiring portions. (For example, see: VLSI Multi-Level Interconnection Conference (IEEE VMIC) June 15-16, 1987 M.J. Thoma "A 1.0 µm CMOS LEVEL METAL TECHNOLOGY INCORPORATING PLASMA ENHANCED TEOS.")

Figure 5 illustrates another example. In this example, on Si substrate (100) with Al wiring pattern (102) (102A-102C) formed on it, SiO₂ film (104) is deposited by means of a plasma reaction between TEOS and O₂. Then, using an Ar sputtering method, SiO₂ film (104) is etched at an angle of 45° to form SiO₂ film (105). Then, by means of a plasma reaction of TEOS and O₂, SiO₂ film (106) is deposited again to form an interlayer insulating film. In this way, by means of etching of the SiO₂ film at an angle of 45° by means of Ar sputtering, it is possible to cover up even finer gaps (Denshi Zairyo, September 1987, pp. 116-122 "Precision 5000 CVD and its functions").

Problems to be solved by the invention

However, the conventional manufacturing methods shown in Figures 4 and 5 have the following problems.

It is impossible to cover up fine wiring gaps, especially those with an aspect ratio of 1 or larger. That is, in the example illustrated in Figure 4, although the SiO₂ film prepared using a plasma CVD method with TEOS as a feed material has a characteristic feature that its overhang is small, the thickness of the film of the flat portion is nevertheless about twice that of the film pressure [sic; thickness] inside the recessed portion. Consequently, with an aspect ratio of the

gap of 0.8 or larger, voids (108) (108A-108B) are formed as shown in Figure 4B. Also, in the example shown in Figure 5, in which an SiO₂ film (104) is etched at an angle of 45° by means of an Ar sputtering method, when the aspect ratio of the Al wiring gap becomes 1 or larger, and Ar sputtering is not performed directly on Al wiring (102) (102A-102C) so as to prevent degradation in the element characteristics, it is impossible to etch SiO₂ film (104) with a slope reaching the bottom of the gap. Consequently, when SiO₂ film (106) is deposited, voids (108) (108A-108B) are formed as shown in Figure 5C.

The objective of this invention is to solve the aforementioned problems of the conventional methods by providing a method for manufacturing a semiconductor device characterized by the fact that it has excellent manufacturing yield and reliability and allows a high integration degree.

Means to solve the problems

This invention provides a method for manufacturing a semiconductor device characterized by the fact that it has the following steps of operation: a first step in which a first insulating film is formed on a semiconductor substrate that has at least a portion of its surface formed as a slope portion with its normal forming an angle of 80° or larger with respect to the normal to the principal surface of the substrate; a second step in which a portion of said first insulating film is etched so that the normal to the surface of the insulating film on said slope portion forms an angle of 60-85° with respect to the normal to the principal surface of the substrate after this step of processing; and a third step in which a second insulating film is formed on said first insulating film by means of chemical vapor deposition.

Operation of the invention

This invention with the aforementioned constitution has the following operation.

- (1) Since the first insulating film is processed so that the normal to the surface of the first insulating film in the slope portion forms an angle of 60-85° with respect to the normal to the principal surface of the substrate, when the second insulating film is formed, it is possible to cover up gaps with an aspect ratio of 1 or larger free of voids.
- (2) Because it is possible to cover up fine gaps free of voids, it is easy to perform the flattening operation for the surface of the semiconductor substrate, and it is easy to form the upper layer of wiring. Also, it is possible to prevent wire breakage of the lower layer.
- (3) By means of a combination of the step of formation of insulating film by means of pyrolysis of organic oxysilane and the step of formation of an insulating film by means of plasma decomposition reaction, it is easy to cover the insulating film in fine recessed portions.

Application examples

Application Example 1

In the following, this invention will be explained in detail with reference to application examples.

Figures 1A-C illustrate steps of operation for forming an interlayer insulating film of two layers of wiring in a manufacturing process of an application example of this invention. As shown in Figure 1A, circuit elements were formed on semiconductor Si substrate (2), and the substrate having first Al wirings (4A)-(4C) (as a whole, they will be referred to as Al wiring (4)) with side surfaces almost perpendicular to the principal surface of the substrate was set in a plasma CVD apparatus. While the temperature of the substrate was kept at 390°C, a gas mixture of TEOS and O2 was fed in, and a plasma was generated while a vacuum was maintained at 10 torr. In this way, as the first insulating film, SiO₂ film (6) with a thickness of 0.6 μm was deposited. Then, as shown in Figure 1B, the substrate illustrated in said [Figure 1] A was set in a dry etching apparatus. Then, a gas mixture of CF4 and Ar was fed in, and a plasma was generated while a vacuum was maintained at 0.05 torr. In this state, SiO₂ film (6) was etched for 0.3 μm, forming SiO2 film (8). In this case, while SiO2 film (6) was etched at an angle of 45° with Ar gas, SiO₂ film (6) was conventionally anisotropically etched with CF₄ gas, so that SiO₂ film (8) inside the gaps of Al wiring (4A-4C) could be processed with a slope angle of 60-85° down to the bottom of the gaps. Then, as shown in Figure 1C, the substrate shown in said [Figure 1] B was set in a plasma CVD apparatus. While the substrate temperature was kept at 390°C, a gas mixture of TEOS and O2 was fed in, and a plasma was generated while a vacuum was maintained at 10 torr. In this way, as a second insulating film, SiO2 film (10) with a thickness of 0.5 µm was deposited. In this case, because SiO2 film (8) has a slope with angle in the range of 60-85° down to the bottom of the gap, and none of its side surface is perpendicular to the principal surface of the substrate or has an even larger angle, it is possible for SiO2 film (10) to cover up the gaps of Al wiring (4) (4A-4C) with an aspect ratio of 1 or larger.

Also, the same results were obtained when SiH₄ and O₂ or SiH₄ and N₂O were used in place of TEOS and O₂ in said plasma CVD for forming said first insulating film. Also, the same results were obtained when CHF₃ was used in place of CF₄ in said dry etching. Also, in the plasma CVD for forming said first and second insulating films, the same results were obtained when tetramethoxysilane [Si(OCH₃)₄] was used in place of TEOS.

Also, in said process for forming SiO₂ film (8) by etching SiO₂ film (6), it has been found that the nearer the angle of the slope of the SiO₂ film (8) in the gaps of Al wiring (4) with respect to the principal surface of the substrate to 85°, the finer the Al wiring gaps that can be covered up free of voids. Also, in this etching operation, it is possible to form a slope of SiO₂ film (8) down

to the bottom of the gaps without exposing the surface of Al wiring (4) (4A-4C) directly to the Ar plasma atmosphere. Consequently, the circuit elements are not damaged by the Ar plasma.

Also, in the aforementioned application example, we have described an example wherein an interlayer insulating film is formed on Al wiring having side surfaces almost perpendicular to the principal surface of the substrate. However, the manufacturing method of the aforementioned application example can also be used if the side surfaces of the Al wiring have angles of 90°C or larger with respect to the principal surface of the substrate. The same effects as aforementioned can be realized in this case.

Application Example 2

Figure 1 can be used to illustrate the process for forming an interlayer insulating film of a 2-layer wiring in Application Example 2 of the manufacturing operation in this invention. As shown in Figure 1A, circuit elements were formed on Si substrate (2), with side surfaces [of wiring] almost perpendicular to the principal surface of the substrate.

Using the same plasma CVD method as that used in Application Example 1, as a first insulating film, SiO₂ film (6) with a thickness of $0.6~\mu m$ was deposited on the substrate where the first Al wiring Al 4 (4A-4C) had been formed. Then, as shown in Figure 1B, the same gas mixture of Ar and fluorine containing gas as that used in Application Example 1 was used in a dry etching method to etch SiO₂ film (6) for $0.3~\mu m$ to form SiO [sic; SiO₂] film (8) with a slope of $60-85^\circ$. Then, as shown in Figure 1C, the substrate was set in a thermal CVD apparatus. While the substrate temperature was kept at 390° C, a gas mixture of TEOS and O₃ was fed in, and thermal reaction was performed with a vacuum degree of 60 torr to deposit SiO₂ film (10) with a thickness of $0.5~\mu m$ as a second insulating film that covered up the gaps of Al wiring (4).

The same results were obtained when tetramethoxysilane [Si(OCH₃)₄] was used in place of TEOS in the thermal CVD for forming said second insulating film.

Application Example 3

Figure 2 can be used to illustrate the steps of formation of an interlayer insulating film for a 2-layer wiring in the manufacturing process of Application Example 3 in this invention. As shown in Figure 2A, circuit elements were formed on Si substrate (2), with first Al wiring (4) (4A-4C) having side surfaces almost perpendicular to the principal surface of the substrate. Then, using the same plasma CVD method as that used in Application Example 1, SiO₂ film (6) with a thickness of 0.6 μ m was formed as a first insulating film on said substrate. Then, as shown in Figure 2B, resist film (7) with a thickness of 1.5 μ m was coated on the substrate to flatten the surface above the substrate. Then, the substrate was set in a dry etching apparatus. O₂ gas was fed in, and a plasma was generated at a vacuum degree of 0.1 torr. As a result, said resist film (7)

was etched for 1.5 μ m, and, as shown in Figure 2C, resist film (7) (7A-7D) was formed in recessed portions of SiO₂ film (6). Then, as shown in Figure 2D, the substrate was set in the dry etching apparatus, and a gas mixture of C_2F_6 and O_2 was fed in, and a plasma was generated under a vacuum degree of 2 torr. In this way, said resist film (7) (7A-7D) and SiO₂ film (6) were etched to form SiO₂ film (8). In this case, while resist film (7) (7A-7D) was etched with O_2 gas, SiO₂ film (6) was subject to isotropic etching with the gas mixture of C_2F_6 and O_2 . As a result, SiO₂ film (8) inside the gaps of Al wiring (4) (4A-4C) was processed to a slope with an angle of 60-85° down to the bottom of the gaps. In this case, no side surface of SiO₂ film (8) perpendicular to the principal surface of the substrate was left. After that, as shown in Figure 2E, the same plasma CVD method as that used in Application Example 1 was used to deposit SiO₂ film (10) with a thickness of 0.5 μ m as a second insulating film to cover up the gaps of Al wiring (4).

Also, the same results were obtained when the second insulating film was formed by means of the thermal CVD method using TEOS and O_3 as in Application Example 2, instead of formation of the second insulating film by means of the plasma CVD method using TEOS and O_2 as in Application Example 3.

Application Example 4

Figure 3 illustrates the steps of formation of an interlayer insulating film for a 2-layer wiring in the manufacturing process of Application Example 4 of this invention. As shown in Figure 3A, circuit elements were formed on Si substrate (2), with first Al wiring (4) (4A-4C) having side surfaces almost perpendicular to the principal surface of the substrate. Then, using the same plasma CVD method as that used in Application Example 1, SiO2 film (6) with a thickness of 0.6 µm as a first insulating film was deposited on the substrate. Then, as shown in Figure 3B, by means of a dry etching method using Ar and fluorine containing gas in the same way as in Application Example 1, SiO₂ film (6) was etched for 0.3 μm to form SiO₂ film (8) having a slope with angle of 60-85°. Then, as shown in Figure 3C, by means of the same thermal CVD method using a gas mixture of TEOS and O₃ as in Application Example 2, SiO₂ film (9) with a thickness of 0.2 µm was deposited and it covered up the gaps of 0.8 µm or smaller on said Al wiring (4). Then, as shown in Figure 3D, by means of the same plasma CVD method using a gas mixture of TEOS and O₂ as in Application Example 1, SiO₂ film (10) with a thickness of 0.3 μm was deposited. In this case, SiO₂ film (9) prepared using thermal reaction of TEOS has a better step covering property than SiO₂ film (10) prepared using plasma reaction of TEOS, and it is appropriate for covering up gaps of 1 um or smaller. However, the thermal reaction of TEOS leads to degradation in the film quality of SiO₂ film (9), and cracks may develop in the heat treatment process performed after a thick film is deposited. It is possible to prevent generation of cracks by depositing SiO_2 film (10) by means of plasma reaction of TEOS. Also, compared with a depositing rate of $0.2~\mu m/min$ of SiO_2 film using thermal reaction of TEOS, the depositing rate of SiO_2 film using plasma reaction of TEOS is higher (0.8 $\mu m/min$). Consequently, it is possible to increase the throughput. Also, by selecting the thickness of the SiO_2 film using said thermal reaction of TEOS and the thickness of the SiO_2 film using said plasma reaction of TEOS, and by performing said steps of operation repeatedly, it is possible to cover up gaps of said Al wiring (4) with any dimensions.

The same results were obtained when SiO₂ film (6) was etched by means of a dry etching method using O₂ and fluorine containing gas after formation of a resist film in the recessed portions on SiO₂ film (6) as in Application Example 3, instead of etching of SiO₂ film (6) to a slope of 60-85° by means of a dry etching method using Ar and fluorine containing gas as in said Application Example 4.

Effect of the invention

The aforementioned method for manufacturing a semiconductor device in this invention has the following effects. By means of etching a first insulating film with gaps formed on it to form a slope of 60-85° down to the bottom of the gaps and without leaving side surfaces perpendicular to the principal surface of the substrate, it is possible to cover up fine gaps with an aspect ratio of 1 or larger free of voids when a second insulating film is formed.

Because it is possible to cover up fine gaps without generating voids, it is easy to flatten the surface of the semiconductor substrate. When this method is used in forming an interlayer insulating film for a multi-layer wiring, the upper layer of wiring can be formed prepared [sic; easily]. Also, it is possible to prevent wire breakage of the lower layer of wiring. In addition, by realizing multi-layer wiring, the integration degree and operation speed of the elements can be increased.

By means of a combination of the operation of deposition of an insulating film with a pyrolysis reaction of an organic oxysilane and the operation of deposition of an insulating film with a plasma decomposition reaction, it is possible to cover up fine recessions of an insulating film.

As explained above, according to this invention, it is possible to cover up fine recessions of an insulating film without forming voids. Consequently, this invention contributes significantly to an increase in the integration degree and reliability of elements.

Brief description of the figures

Figure 1 presents cross-sectional views illustrating steps in Application Examples 1 and 2 of the method for manufacturing a semiconductor device in this invention. Figure 2 presents

cross-sectional views illustrating steps in Application Example 3 of the manufacturing method of this invention. Figure 3 presents cross-sectional views illustrating steps in Application Example 4 of the manufacturing method of this invention. Figure 4 presents cross-sectional views illustrating steps in an example of a conventional manufacturing method. Figure 5 presents cross-sectional views illustrating steps of another application example of a conventional manufacturing method.

2 Si substrate, 4A, 4B, 4C Al wiring, 6, 8, 9, 10 CVD-SiO₂ film, 7, 7A, 7B, 7C, 7D Resist film.




Figure 1

Legena:	Z	Si substrate
-	4 (4A-4C)	Al wiring
	6	CVD-SiO ₂ film (first insulating film)
	8	CVD-SiO ₂ film
	10	CVD-SiO ₂ film (second insulating film)




Figure 2




Figure 3

Legend: 9, 10 CVD-SiO₂ film (second insulating film)




Figure 4

	er?	

100 Si substrate 102 (102A-102C) Al wiring 104 CVD-SiO₂ film 108 (108A, 108B) Voids




Figure 5

Legend: 105, 106 CVD-SiO₂ film